This paper describes a CMOS single chip IF-band converter (IFC) which is applied in the analog front end circuitry of DVB-T receivers. The proposed IFC is composed of a down-conversion mixer, an automatic gain controller (AGC), and an anti-aliasing filter (AAF). The down-conversion mixer uses a current folded-mirror technique which converts a 36 MHz intermediate frequency (IF) input into a 4.5 MHz baseband signal. The AGC loop applies a novel digital VGA (variable gain amplifier) basing on a g m -boosting DVGA (digital VGA). A total of three tunable gain stages are cascaded to provide a 70 dB dynamic range. A temperature-compensated 6th order transconductance-C (Gm-C) filter with digitally tunable bandwidth (6, 7, 8 MHz) is used to constitute the proposed anti-aliasing filter (AAF). Moreover, a temperature-compensated circuitry is used to neutralize the AAF's bandwidth drifting caused by the temperature variation.
Introduction
The function of a DVB-T (terrestrial digital video broadcasting) receiver analog front end is to convert an input signal from the radio frequency (RF) tuner into a bit stream for following OFDM (orthogonal frequency division multiplexing) demodulation processing. The analog front end circuitry consists of a radio frequency tuner, a down-conversion mixer, an AGC, an AAF, and an analog to digital converter, as shown in Fig. 1 . The radio frequency tuner selects a desired channel and converts the received signal into a 36 MHz IF signal. The down-conversion mixer then converts the 36 MHz IF signal into a 4.5 MHz baseband signal. The AGC block is used to ensure that the amplitude of the received signal is kept in a constant level which is large enough for the following circuitry. The DVGA possesses a 70 dB dynamic tuning range with a 0.3 dB gain error and 95 MHz bandwidth. The AAF is used to remove the adjacent-channel coupled noise generated by the mixer to avoid inter-channel interferences and then passes the desired signal to the analog to digital converter (ADC) [1] . The proposed IFC integerates all of the down-conversion mixer, the AGC, and the AAF into a single chip. Physical measurements on silicon justify the performance of our design with conversion gain = -24 dB, IIP3 = -2 dBm. 
Down-Conversion Mixer
There are three basic active mixers using the concept of balancing: unbalanced mixer, single balanced mixer, and double balanced mixer. The unbalanced mixer has a problem that the frequency components at the radio frequency input will appear at the output. It is called radio frequency feedthrough. Similarly, the frequency components at the local oscillator frequency input will also propagate through in the single balanced mixer designs. It is called local oscillation feedthrough. Neither radio frequency feedthrough nor local oscillation feedthrough is welcomed in any receiver [2] . Hence, we choose the double balanced mixer as the basic structure of our mixer. Fig. 2 shows a current folded-mirror mixer which is a double balanced mixer structure to implement the desired DVB-T down-conversion mixer. M1 and M2 convert the IF voltage into a current signal. M3 ∼ M6, and two R E2 resistors consist of two current mirrors to bias M7 ∼ M10. The mixer attains the mixed waves by a local oscillator signal with a large amplitude to drive M7 ∼ M10 such that the IF currents in M4 and M6 can be changed. According to [4] , the conversion gain G c of the double balanced mixer is as follows,
where
, g m 1 ∼ g m 6 are the transconductances of M1 ∼ M6, respectively. G d is the voltage gain of the output differential amplifier. A source degeneration resistor R s is inserted between the sources of M1 and M2 in Fig.  2 to increase the mixer's linearity, i.e., IIP3. Notably, a large R s can improve the linearity with the loss of the gain of the mixer. Moreover, since DVB-T is a wide band broadcasting system, the proposed mixer does not use LC parallel resonant circuitry. The reason is that the required high quality factor and narrow band are not suitable to be directly applied in SOC (System-on-Chip) designs. Although the proposed mixer without any LC resonant circuitry possesses a low conversion gain, the following output differential amplifier stage can provide a high gain to compensate the gain loss, the AAF stage is able to remove the unwanted signals. [5] . Notably, the former needs a digital to analog converter (DAC) to convert the digital feedback signals from the DSP into analog signals. Hence, the digital-controlled loop obviously has the edge. However, the digital VGA in the prior digital-controlled loop-based AGCs encounters different design problems. CDN (current division network) proposed in [5] possesses low bandwidth (≤ 18 MHz). By contrast, though the DDP (degeneration differential pair) approach in [6] resolved the bandwidth difficulty, it requires a lot of resistors to attain the gain-tuning effect which in turn consumes large chip area and produces thermal noise problems. We, thus, propose a novel VGA to resolve these problems in the following context.
Variable gain amplifier in the automatic gain control loop
Since it is highly difficult to use a single VGA to realize a very wide dynamic range of gain tuning, we utilize 3 stages of individual DVGAs to attain the required 70 dB dynamic range, wide bandwidth, and decibel linearity. As shown in Fig. 3 , the range of the first DVGA is 0 to 30 dB with a 10-dB gain step; the second stage is aimed at 0 to 10 dB range with a 2-dB gain step; and the last stage is -30 to 0 dB with a 10-dB gain step. The ratio of the range to the gain step in each stage determines the number of gain blocks required therein. If the number of gain blocks in a single VGA is increased, the decibel linearity will be likely to be decreased. After lots of detailed simulations, 3 to 5 is found to be a good option of the number of gain blocks in each DVGA stage. The transconductance and the gain of the amplifier is summarized as follows.
where g m 21 is the transconductance of M21 and M22. Obviously, the voltage gain is increased with g m 21 . It implies that a g m -boosting circuit will be helpful in this regard. Hence, a g m -boosting circuit [7] , [8] in Fig. 6 is used to increase the gain. The boosted transconductance is derived to be
where g m 23 is the transconductance of M23, and R AL is the equivalent impedance looking into the current sink, I b . The overall fully differential degeneration amplifier with the g m -boosting circuit is given in Fig. 7 . Thus, the gain is enhanced to be
where F is the current ratio from M23 to M27. According to Eqn. (5), the gain can be adjusted by two parameters: the resistance ratio and the current mirror gain. However, since the resistors will cause
Fully differential degeneration amplifier with the g m -boosting circuit large chip area consumption and unwanted thermal heat problem, we tend to use the variation of current mirror gain to achieve the gain tuning function. In other words, different current sources in the gain blocks as shown in Fig. 4 provide a variety of current ratio compared to I 3 . The digital control signals, D i and D i , i = 1 . . . N, are used to determine the ON/OFF of the current source in each gain block such that the overall gain can be adjusted.
A common mode feedback circuit is required to stabilize the common mode voltage of the fully differential degeneration amplifier. The average of I o+ and I o− is mirrored to input of the common mode feedback circuitry in Fig. 8 , where V oCM denotes the common mode voltage. Thus, the following derivation can be concluded.
where i act+ and i act− represent the total current supplied by all of the gain blocks. Then, by the feedback loop in Fig. 8 , the V ref can be determined.
where I CM is the current via PMOS M CM. By mirroring the I CM to the branches of M CM1 and M CM2 in Fig. 4 , the common voltage is fixed to be V ref .
Undoubtedly, the V ref plays a critical role in the success of the entire design.
We utilize a step-down regulator to reject the noise coupled in power supplies to the bandgap bias which provides V ref in Fig. 8 .
Gm-C Anti-Aliasing Filter Design

Anti-aliasing filter
Traditional RC-based filters with passive elements can not be directly applied in SOC (System-on-Chip) designs due to large area cost. Although operation amplifiers can be used to replace large passive elements, e.g., inductors and capacitors, they are limited for high-frequency usages. By contrast, transconductance amplifiers have the following advantages : the transconductance varying with bias voltages, operating in a wide frequency range, high input impedance, and high output impedance. Besides, they can be used as large resistors given proper configurations. Hence, the Gm-C filter based on transconductance amplifiers is better than the operation amplifier-C filter regarding applications in the SOC designs, [9] , [10] , [11] .
A 6th order Gm-C AAF is proposed in Fig. 9 which is basically a 6th order passive LC ladder filter [12] . In order to carry out the feasibility, the passive inductors are replaced with active inductors, while the resistors are replaced with active Gm elements.
Referring to Fig. 10 , which is the architecture of Nauta's transconductor [9] . Assume that all inverters in Fig. 10 are identical. The V-I transfer function of the transconductor is as follows. Passive inductors usually occupy large area on chip, which is not acceptable in SOC designs. Hence, we utilize the symmetrical floating gyrator in Fig. 11 instead, which is equivalent to an inductor [13] . The equivalent inductance, thus, is derived as follows.
The resistor can also be replaced with the symmetric transconductor in Fig.  10 . Fig. 12 shows the equivalent circuit of the resistor.
The DVB-T specifications [1] require three different baseband bandwidths: 6, 7, and 8 MHz. Therefore, the cut-off frequencies thereof are set to 7.5, 8.0, and 8.5 MHz, respectively. In order to meet the requirements, the digital controlled Fig. 9 , are used in the AAF circuit such that the bandwidth of the output signal can be selected. Notably, SW RC is added to select an external RC filter for the purpose of testing.
High PSRR regulator
The Gm-C filter needs a stable bias to resist the variations of power supply voltage and temperature. Fig. 13 shows a high PSRR (power supply rejection ratio) regulator which provides a stable voltage to all of the AAF sub-circuits. Besides, a voltage divider composed of resistors supplies 1.5 V voltage to the AGC as the common mode voltage such that the following analog to digital converter can attain maximum input signal swing. The post-layout simulations prove that when the power supply voltage varies within ±15 %, the output voltage drift of the regulator is reduced to be less than ±4 %. 
Temperature-compensated transconductor
The g m N of the Nauta's symmetric transconductor varies with the temperature drifting, because there is no protection or compensation devices in the circuit. Consequently, the filtering bandwidth will be drifting, and unwanted noise might appear. Hence, a modified Nauta's symmetric transconductor structure as shown in Fig. 14 is employed. The NMOS transistors (M41 ∼ M46), namely foot switches, are inserted between the GND and the pull-down NMOS in each inverter as a tail current control mechanism. If V bias provides a stable voltage to fix the bias current, the g m N will be kept at a constant to reduce the variation of the filtering bandwidth. The V bias voltage in Fig. 14 is generated by a temperature-compensated circuit shown in Fig. 15 . Assume that M51 ∼ M52 and M53 ∼ M55 are two identical pairs, and Q2 has an emitter area n times larger than that of Q1. Given that V x = V y , the current I P T AT is proportional to the absolution temperature (PTAT) by
where V T is the thermal voltage with a positive temperature coefficient. Thus, V bias is derived to be,
where W ef f and L ef f , respectively, denote the effective channel width and length, KP and V thn are the transconductance parameters and the threshold voltage of M56, respectively. The temperature coefficient of V bias is obtain as follow,
where T C I P T AT = , and T C V thn = 1 V thn ∂V thn ∂T , which are the temperature coefficients of I P T AT , KP and V thn , respectively. According to [3] , KP and V thn exhibits a negative temperature coefficient. Hence, the value of I P T AT (or R b ) and the size of M56 can be appropriately tuned such that the sum of the three terms in Eqn. (13) gives a zero temperature coefficient. 
Simulation
In order to verify the performance of the proposed IFC, TSMC (Taiwan Semiconductor Manufacturing Company) 0.35 µm 2P4M CMOS process is adopted to carry out the proposed design. Table 1 summarizes the specifications of the proposed IFC.
Down-conversion mixer
The operating conditions of the down-conversion mixer is summarized in Table  2 . The characteristics of the down-conversion mixer are tabulated in Table 3 .
Automatic gain controller
The worst-case (SS model, VDD = 2.97 V, 75 o C) post-layout simulations of the bandwidth and the gain error of the AGC are revealed, respectively, in Fig. 16 and Fig. 17 , given all of the process, voltage, and temperature corners. The maximum dynamic gain range at f 3dB = 95 MHz is [-30 , +40] dB. The gain error is no more than 0.3 dB. The overall design characteristics of the proposed DVGA are tabulated in Table 4 . o C. Given the 6 MHz baseband bandwidth with a 7.5 MHz cut-off frequency, TT model and all of the process, and voltage corner simulation results are revealed in Fig. 19 . The accuracy of the cut-off bandwidth is 3.28% in the worst case. The power consumption is 33.58 mW. 
Integrated simulation
Finally, the down-conversion mixer, the AGC, and the AAF are integrated to carry out a full-scale simulation. Fig. 20 shows the simulations of the conversion gain, where point "A" is a -20 dBm, 36 MHz signal, point "B" is the mixer's output signal. Hence, the conversion gain is -7.9 dBm. The IIP3 and P 1dB plots are shown in Fig. 21 and Fig. 22 , respectively, to justify the decibel linearity of the proposed design. The characteristics of the proposed mixed-signal converter are summarized in Table 5 . strates the measurement waveform and spectrum of the output where a 4.5 MHz tone is present. The measurement result of the IIP3 is shown in Fig.  25 , which uses two separate tones separated by 0.5 MHz apart. Fig. 26 shows the measurement frequency response given a 6 MHz baseband bandwidth (7.5 MHz cut-off frequency). The measurement conditions and the measurement results of the proposed IFC are summarized in Table 6 and Table 7 , respectively.
Conclusion
We have proposed a CMOS single chip IF band converter for DVB-T receivers.
The proposed IFC converts a 36 MHz IF input into a 4.5 MHz baseband signal. The down-conversion mixer adopts the current folded-mirror architecture to provide a superior performance in conversion gain and linearity. The AGC Tables   Table 1  Specifications of (Note : The gain of the DVGA is set to 0 dB.) Table 6 Measurement conditions of the proposed IFC 
